Optimize FPGA and ASIC Speed and Area Using HDL Coder - MATLAB & Simulink
Current Time 0:00
Duration 41:21
Loaded: 0%
Stream Type LIVE
Remaining Time 41:21
 
1x
  • descriptions off, selected
  • en (Main), selected

    Optimize FPGA and ASIC Speed and Area Using HDL Coder

    Overview

    Learn how to use HDL Coder optimization and design techniques to meet your target-specific speed and area goals. HDL Coder offers techniques that span from automatic to fully-controlled, and all of them allow for rapid exploration of implementation options. This webinar will explain these options and their associated benefits and tradeoffs, including verification considerations, and will discuss techniques specific to FPGA and ASIC designs. All of these techniques will be demonstrated using the pulse detection design from the HDL Self-Guided Tutorial.

    Highlights

    • Workflow options from rapid estimation to running full synthesis and implementation
    • Optimizing for speed
    • Latency vs throughput vs clock frequency
    • Pipelining techniques
    • Vector processing
    • Multiplier mapping
    • Optimizing for area
    • Resource sharing
    • RAM mapping
    • Loop streaming of vector operations

    About the Presenter

    Eric Cigan is a principal product marketing manager at MathWorks for ASIC and FPGA verification. Prior to joining MathWorks, he held technical marketing roles at Mentor Graphics, MathStar, and AccelChip. Eric earned BS and MS degrees in mechanical engineering from the Massachusetts Institute of Technology. In his spare time, Eric curates a wide-ranging, ever-growing collection of FPGA development boards from manufacturers around the world.

    Recorded: 28 Jul 2022

    Related Products

    Learn More

    HDL Coder Self-Guided Tutorial

    Feedback

    Up Next:

    This presentation, made by Nokia, focuses on the usage and benefits of Simulink HDL tools targeted for rapid prototyping and verification of SoCs.

    Rapid Prototyping Using HDL Coder

    Related Videos:

    HDL Coder enables high-level design for FPGAs, SoCs, and ASICs by generating Verilog and VHDL code. You can use the generated HDL code for FPGA programming, ASIC prototyping, and production design.

    What Is HDL Coder?

    This is part two of a two-part series on this feature, showing how to use clock rate pipelining with other HDL Coder optimizations to trade off speed versus resource usage.

    HDL Coder Clock Rate Pipelining, Part 2: Optimization

    Clock rate pipelining, introduced in HDL Coder R2014b, inserts new pipeline stages that are clocked at the faster FPGA clock rate. This is part one of a two-part series on this feature, introducing the feature and basic concepts.

    HDL Coder Clock Rate Pipelining, Part 1: Introduction

    In this presentation Ericsson shares their experiences incorporating HDL Coder into the design workflow of a new test-bed radio.

    Radio Testbed Design Using HDL Coder

    View more related videos