Videos und Webinare

HDL Coder Clock Rate Pipelining, Part 2: Optimization

Jack Erickson, MathWorks

This is part two of a two-part series on clock rate pipelining, using a field-oriented control (FOC) design to illustrate:

How resource sharing reduces FPGA DSP slice usage at the cost of extra latency
How clock rate pipelining works with resource sharing to minimize the latency of inserted logic
How to further optimize the latency of the FOC design

Part one of this series provides an introductory overview on:

How Simulink^® sample rates map to FPGA clock rates
How to use HDL Coder™ oversampling together with clock rate pipelining to control optimization

Product Focus

HDL Coder

Related Products

HDL Coder

Related Videos and Webinars

HDL Coder Clock Rate Pipelining, Part 1: Introduction

Using HDL Coder and HDL Verifier for FPGA and ASIC Designs

Programming Intel SoC FPGAs with Embedded Coder and HDL...

HDL Coder State Control Block

Map Tunable Parameters to AXI4 Interface with HDL Coder

HDL Coder Overview

Accelerate Design Space Exploration Using HDL Coder...

Using Xilinx System Generator for DSP with Simulink and HDL...

Rapid Prototyping Using HDL Coder (Highlights)

Rapid Prototyping Using HDL Coder

FFT and IFFT HDL Optimized GSPS Signal Processing

HDL Implementation and Verification of a High-Performance...

Implementing a Wireless Receiver on an FPGA, Part 2:...

Implementing a Wireless Receiver on an FPGA, Part 3:...

Implementing a Wireless Receiver on an FPGA, Part 1:...

HDL Coder Clock Rate Pipelining, Part 2: Optimization

Radio Testbed Design Using HDL Coder

Introduction to Filter Design HDL Coder

Implementation of Algorithm for Extension of Unambiguous...

Development of High-Performance Video Processing Using HDL...