photo

YP

Last seen: 24 Tage vor |  Aktiv seit 2021

Followers: 0   Following: 0

Nachricht

Statistik

  • Knowledgeable Level 2
  • First Answer

Abzeichen anzeigen

Feeds

Anzeigen nach

Beantwortet
How can I establish hardware-in loop implementation of PYNQ-Z2 on MATLAB using filWizard?
Please try the following changes in the FPGA board wizard: Clock Frequency: 125MHz Clock Pin number: H16 Also connect the Eth...

etwa 2 Monate vor | 0

Beantwortet
Results in FPGA-in-loop is different from Vivado simulation and how to debug
Did you set Reset asserted level to 'Active-low'?

12 Monate vor | 0

| akzeptiert

Beantwortet
Failed to download the third-party software: FTDI JTAG D2XX library
Please refer to this solution. https://www.mathworks.com/matlabcentral/answers/2017321-the-404-error-when-installing-hdl-verifi...

mehr als ein Jahr vor | 0

Beantwortet
AXI manager not working with Vivado 2023.1
Hi Dan, Vivado 2023.1 will be supported in R2024a. It's not recommended to use this version for R2023a because it hasn't been t...

mehr als ein Jahr vor | 0

Beantwortet
Issue Connecting to Xilinx FPGA Board for Simulation （Windows ，ZYNQ） Error:Did not receive version information from the hardware.
As mentioned on this help doc. https://www.mathworks.com/help/hdlverifier/ug/fpga-board-editor-reference.html If you are usin...

mehr als ein Jahr vor | 0

| akzeptiert

Beantwortet
HDL Coder FPGA In The Loop, Error: There is no current hw_target
The message means it failed to program FPGA with JTAG, which should not happen if you are using Ethernet interface. Please be m...

etwa 2 Jahre vor | 0

Beantwortet
Issue Connecting to Xilinx FPGA Board for Simulation
I am unable to find the manual for this board online. I can double check your pin setting if you can direct me to any doc/manual...

etwa 2 Jahre vor | 0

| akzeptiert

Beantwortet
Issue Connecting to Xilinx FPGA Board for Simulation
Have you installed adept2? https://www.mathworks.com/help/supportpkg/xilinxfpgaboards/ug/InstallDigilentAdept2Runtime.html

etwa 2 Jahre vor | 0

Beantwortet
Is it possible to do co-cimulation for target Nexys A7?
We don't support Neyxs A7 board out-of-the-box, but you can create a custom board for FPGA-in-the-loop simulation. I think JTAG...

etwa 2 Jahre vor | 0

Beantwortet
Can't generate .bit nor .sof file with FIL Wizard on Ubuntu.
Can you check if xterm is installed? FYI https://www.mathworks.com/help/hdlverifier/ug/troubleshooting-fil.html

etwa 2 Jahre vor | 0

Beantwortet
Set up HDL verifier
The command line window shows "Expected programming file not generated". You may need to check the project log see why the bit ...

etwa 2 Jahre vor | 0

Beantwortet
Bitstream generation problem in HDL coder
At the last step in HDL Workflow Advisor, the FIL project will be synthesized, and then an external shell will pop up to continu...

mehr als 2 Jahre vor | 0

Beantwortet
HDL Verifier Max Bit Width Using System Object
Hi David, Do you mean FIL system object? FIL doesn't support sytem verilog HDL. Can you attach your code and elaborate your wor...

mehr als 3 Jahre vor | 0

| akzeptiert

Beantwortet
Xilinx ZCU111 OFDM example doesn't load
Can you rerun the hardware setup for the support package? Please follow "Hardware Setup" section as mentioned in https://www.m...

mehr als 3 Jahre vor | 1

Beantwortet
Error in example "5G NR Cell Search Using Xilinx RFSoC Device"
Hi, Do you mean you have successfully finished the last 'load' screen of socBuilder, but saw error when you click the 'Monitor ...

etwa 4 Jahre vor | 0