Community Profile

photo

YP

Last seen: ein Tag vor Aktiv seit 2021

Statistiken

  • Knowledgeable Level 2
  • First Answer

Abzeichen anzeigen

Content Feed

Anzeigen nach

Beantwortet
Issue Connecting to Xilinx FPGA Board for Simulation (Windows ,ZYNQ) Error:Did not receive version information from the hardware.
As mentioned on this help doc. https://www.mathworks.com/help/hdlverifier/ug/fpga-board-editor-reference.html If you are usin...

ein Tag vor | 0

| akzeptiert

Beantwortet
HDL Coder FPGA In The Loop, Error: There is no current hw_target
The message means it failed to program FPGA with JTAG, which should not happen if you are using Ethernet interface. Please be m...

4 Monate vor | 0

Beantwortet
Issue Connecting to Xilinx FPGA Board for Simulation
I am unable to find the manual for this board online. I can double check your pin setting if you can direct me to any doc/manual...

4 Monate vor | 0

| akzeptiert

Beantwortet
Issue Connecting to Xilinx FPGA Board for Simulation
Have you installed adept2? https://www.mathworks.com/help/supportpkg/xilinxfpgaboards/ug/InstallDigilentAdept2Runtime.html

4 Monate vor | 0

Beantwortet
Is it possible to do co-cimulation for target Nexys A7?
We don't support Neyxs A7 board out-of-the-box, but you can create a custom board for FPGA-in-the-loop simulation. I think JTAG...

6 Monate vor | 0

Beantwortet
Can't generate .bit nor .sof file with FIL Wizard on Ubuntu.
Can you check if xterm is installed? FYI https://www.mathworks.com/help/hdlverifier/ug/troubleshooting-fil.html

7 Monate vor | 0

Beantwortet
Set up HDL verifier
The command line window shows "Expected programming file not generated". You may need to check the project log see why the bit ...

7 Monate vor | 0

Beantwortet
Bitstream generation problem in HDL coder
At the last step in HDL Workflow Advisor, the FIL project will be synthesized, and then an external shell will pop up to continu...

11 Monate vor | 0

Beantwortet
HDL Verifier Max Bit Width Using System Object
Hi David, Do you mean FIL system object? FIL doesn't support sytem verilog HDL. Can you attach your code and elaborate your wor...

mehr als ein Jahr vor | 0

| akzeptiert

Beantwortet
Xilinx ZCU111 OFDM example doesn't load
Can you rerun the hardware setup for the support package? Please follow "Hardware Setup" section as mentioned in https://www.m...

etwa 2 Jahre vor | 1

Beantwortet
Error in example "5G NR Cell Search Using Xilinx RFSoC Device"
Hi, Do you mean you have successfully finished the last 'load' screen of socBuilder, but saw error when you click the 'Monitor ...

mehr als 2 Jahre vor | 0