Set up HDL verifier

3 Ansichten (letzte 30 Tage)
Mohamed BAGHDADI
Mohamed BAGHDADI am 16 Jan. 2021
Beantwortet: YP am 21 Nov. 2022
how can i fix this problem?
PS: I work with MATLAB 2019b, Quartus Prime 18.1 & FPGA cyclone IV GX.

Antworten (1)

YP
YP am 21 Nov. 2022
The command line window shows "Expected programming file not generated".
You may need to check the project log see why the bit file gen failed.

Community Treasure Hunt

Find the treasures in MATLAB Central and discover how the community can help you!

Start Hunting!

Translated by