Set up HDL verifier
Ältere Kommentare anzeigen
how can i fix this problem?
PS: I work with MATLAB 2019b, Quartus Prime 18.1 & FPGA cyclone IV GX.
Antworten (1)
YP
am 21 Nov. 2022
0 Stimmen
The command line window shows "Expected programming file not generated".
You may need to check the project log see why the bit file gen failed.
Kategorien
Mehr zu FPGA, ASIC, and SoC Development finden Sie in Hilfe-Center und File Exchange
am 16 Jan. 2021
am 21 Nov. 2022
Community Treasure Hunt
Find the treasures in MATLAB Central and discover how the community can help you!
Start Hunting!
Translated by 
