Can't generate .bit nor .sof file with FIL Wizard on Ubuntu.
3 Ansichten (letzte 30 Tage)
Ältere Kommentare anzeigen
After compiling an FPGA in the loop simulink model with VHDL Verifier for Xilinx or Altera devices the new model with the FIL object appears. On windows, a new terminal shows that a new bitstream is being generated but on Ubuntu 18.05, no file is ever created. Am i missing a configuration step?
1 Kommentar
Cau Tran
am 11 Aug. 2022
I also had this problem. Can anyone give me advice for this one?
FIL does not generate the bitstream file.
Antworten (1)
YP
am 21 Nov. 2022
Can you check if xterm is installed?
FYI https://www.mathworks.com/help/hdlverifier/ug/troubleshooting-fil.html
0 Kommentare
Siehe auch
Kategorien
Mehr zu FPGA, ASIC, and SoC Development finden Sie in Help Center und File Exchange
Community Treasure Hunt
Find the treasures in MATLAB Central and discover how the community can help you!
Start Hunting!