Assessments and Criteria

Logical and temporal verification, data comparison, specialized results processing

Functional testing includes assessing simulation behavior and comparing simulation data to expected results. You can assess simulation behavior by:

Using temporal and logical assessments in a test case.
Including verify statements and other operators in a Test Assessment or Test Sequence block. Use the Test Sequence block to specify a series of steps to stimulate the component or system under test. Use the Test Assessment block to assess the behavior of the component or system under test.
Using blocks from the Model Verification library.

You can assess simulation data by:

For an overview of the different verification methods, see Assess Simulation and Compare Output Data.

Blocks

Observer Reference	Create and contain an Observer model
Observer Port	Wirelessly link signals to use with verification
Test Sequence	Create simulation testing scenarios, function calls, and assessments
Test Assessment	Assess simulation testing scenarios, function calls, and assessments
Sequence Viewer	Display messages, events, states, transitions, and functions between blocks during simulation
Assertion	Check whether signal is zero

`sltest.testmanager.Assessment`	Logical or temporal assessment object
`sltest.testmanager.AssessmentSymbol`	Symbol used in assessment
`sltest.testmanager.TestCase`	Create or modify test case

Model and code testing in different execution environments, manage test suites, and analyze and report results

verify	Assess logical expression and automatically log result
assert	Evaluate logical expression and stop simulation if false
et	Elapsed time of test step
t	Elapsed time of simulation
after	Elapsed time since beginning of test step
before	Elapsed time until specified time in test step
duration	Elapsed time since beginning of test step
hasChanged	Detect data change in test step
hasChangedFrom	Detect data change from specified value in test step
hasChangedTo	Detect data change to specified value in test step
square	Square wave test signal
sawtooth	Sawtooth wave test signal
triangle	Triangle wave test signal
ramp	Ramp signal for test signal generation
heaviside	Heaviside step test signal
latch	Save value of an expression

Assess Simulation and Compare Output Data
Assess simulation behavior and compare to expected output, use verify and assert statements and run-time assessments.
Assess Temporal Logic by Using Temporal Assessments
Use temporal assessments to assess model timing and verify temporal signal logic in the System Under Test.
Logical and Temporal Assessment Syntax
Learn about the types of logical and temporal assessments and their syntax.
Assess Model Simulation Using verify Statements
Connect Test Assessment blocks to your model, author verify statements, and verify multiple conditions in the same time step.
Verify Multiple Conditions at a Time
Including multiple verify statements in a single test step using if statements.
Test Sequence and Assessment Syntax
Operators and expressions used in Test Sequence and Test Assessment blocks and Stateflow^® charts.
Access Model Data Wirelessly by Using Observers
Wirelessly access signal and data information.
Observe Messages
Observe message signals and obtain message details.
Set Signal Tolerances
Specify value and time tolerances for baseline and equivalence criteria.