Michael Du
Followers: 0 Following: 0
Statistik
RANG
21.338
of 295.467
REPUTATION
2
ANTWORTZUSTIMMUNG
33.33%
ERHALTENE STIMMEN
0
RANG
of 20.234
REPUTATION
N/A
DURCHSCHNITTLICHE BEWERTUNG
0.00
BEITRÄGE
0 Dateien
DOWNLOADS
0
ALL TIME DOWNLOADS
0
RANG
of 153.912
BEITRÄGE
0 Probleme
0 Lösungen
PUNKTESTAND
0
ANZAHL DER ABZEICHEN
0
BEITRÄGE
0 Beiträge
BEITRÄGE
0 Öffentlich Kanäle
DURCHSCHNITTLICHE BEWERTUNG
BEITRÄGE
0 Highlights
DURCHSCHNITTLICHE ANZAHL DER LIKES
Feeds
Rate transitions and HDL generation port requirement
Ferrara, Thank you for your instruction. I have been updating the rate transition at the input or output ports or internal logi...
fast 5 Jahre vor | 0
Rate transitions and HDL generation port requirement
The model is attached. To simulate the functionality, it reads in a captured data file and serialize them outside the HDL conver...
fast 5 Jahre vor | 0
Frage
Rate transitions and HDL generation port requirement
Due to the down-sampling requirement, the rate transition HDL block is used to sample at a lower rate of the data stream. Also, ...
fast 5 Jahre vor | 4 Antworten | 0
4
AntwortenFrage
HDL IP block with more than one type of AXI interface
The idea is to generate the HDL IP blocks using the external PL DDR3 memories with both AXI4 Master and AXIS interfaces. The dat...
fast 5 Jahre vor | 1 Antwort | 0
1
AntwortFrage
AXI4-S interface must use the same sample rate
This question is for the HDL advisor workflow. The AXIS data slave input of the system are taking in data from 3 channels, packa...
fast 5 Jahre vor | 0 Antworten | 0
0
AntwortenSerial port timeout- 10 seconds, but getting less samples than expected/desired
I have similar questions. Matlab seems to set an upper limit to the serial port timeout of ~20ms and the serial input size of 2k...
fast 5 Jahre vor | 0