Community Profile

photo

Bharath Venkataraman

Last seen: 2 Tage ago Active since 2013

Statistics

  • 12 Month Streak
  • Revival Level 2
  • Knowledgeable Level 4
  • First Answer

View badges

Content Feed

View by

Answered
Atan2 block native floating point single HDL generation needs more pipelining
I am glad that using the Complex to Magnitude Angle block worked out for you. Adding that option as an answer in case others run...

3 Tage ago | 0

Answered
how to implement this function in fixed point and generate the hdl code for the function?
For HDL, you will need to implement this in a streaming fashion. lease take a look at the FFT Streaming model provided in this e...

11 Tage ago | 0

Answered
Parallelise data coming out of RAM Simulink
What kind of processing do you want to do on the 512-element array? For an HDL implementation, it makes sense to work on a singl...

etwa ein Monat ago | 0

Answered
Downsampling using MATLAB Simulink for an input signal
You can use the Downsample block with Scalar input in DSP System Toolbox. As Walter points out, you can also use the HDL Optimi...

etwa ein Monat ago | 0

Answered
signal over lapping in Down sampler output for ZYNQ FPGA
Are you trying to implement a chaneelizer? If so, here is the behavioral version in DSP System Toolbox and its HDL equivalent.

etwa 2 Monate ago | 0

Answered
difference in column based and element based decimated output of a down sampler
Muhammad, I assume that you are doing this as a multirate system in the FPGA. To mimic that behavior, send in scalar input to th...

etwa 2 Monate ago | 0

Answered
Difference in the output of CIC decimator while using with unbuffer and without unbuffer
Could you please provide a model that shows this behavior (you may want to try it using a fixed known input first)? Are you sen...

2 Monate ago | 0

Answered
How do I generate HDL Code for my model that has frame based communication in Simulink HDL Coder 2.1 (R2011a)?
I have one clarification on your question. When you say "frame based communication" - are you referring to processing multiple s...

2 Monate ago | 0

Answered
Different CIC decimator Response in normal simulation and FPGA implementation
It would be helpful to see your model - are you using the CIC Decimation block? Did you build your own? Have you tired using the...

2 Monate ago | 0

Answered
Vision HDL Toolbox Support - available inputs
Currently, the only way to do it live with the Vision HDL Toolbox Support Package for Xilinx Zynq is with the FMC + HDMI camera....

2 Monate ago | 0

| accepted

Answered
Error message "Found unsupported dimensions on matrix type at input port: 0" has occurred while generating HDL(Verilog) Code from matlab algorithm.
It would be helpful to see the code (at least at the high level of the testbench and top level design). For conversion to HDL, y...

3 Monate ago | 0

Answered
Xilinx System Generator error with storage container type
Hi George, Xilinx System Generator is not a MathWorks product. I recommend reaching out directly to Xilinx for troubleshooting ...

3 Monate ago | 0

Answered
Vision HDL Toolbox Support - available inputs
You can capture the video onto your computer and use the Vision HDL Toolbox model with a video source. This is shown in this Vi...

3 Monate ago | 0

Answered
How to generate verilog code for thisbelow function using HDL coder?
You can use the real divide hdl optimized block. Other options include the reciprocal block followed by a multiply or the divide...

3 Monate ago | 0

Answered
Unable to run HDL QPSK Transmitter and Receive
You need DSP HDL Toolbox to run this example. Please reach out to support to see why you do not have access to this product.

3 Monate ago | 0

Answered
AD936x Receiver Transmitter blocks missing in Simulink library
Running the command "which zynqRadioQPSKRxAD9361AD9364SL" should show you where the Simulink model lives in your installation. T...

3 Monate ago | 0

Answered
Code Generation for d flipflop
Do you really need to model the D Flip Flop (especially the clock)? If not, I suggest using the Delay block (with enable if you ...

4 Monate ago | 0

| accepted

Answered
Error evaluating 'InitFcn' callback of block_diagram 'hdlcoder_lteofdm_modDetect'. Callback string is 'simParams = hdlcoder_lteofdm_modDetectref_init; simParams = hdlcoder_lteofdm_modDetecthdl_init(simParams);
As John mentioned in the comments, the function mentioned in the Diagnosic Viewer, lteTestModel, is a function in the LTE Toolbo...

4 Monate ago | 0

Answered
Enable Not Working on Synchronous Subsystem
The synchronous state control behaves exactly like the HDL would, doing a divide by zero because the reciprocal block is a combi...

4 Monate ago | 0

| accepted

Answered
Test bench can't work for some 'entity' are not compiled in library 'xil_defaultlib'.
System Generator is a third-party blockset provided by Xilinx. For any further questions, please contact Xilinx technical suppor...

5 Monate ago | 0

Answered
Dose HDL coder generate Verilog HDL-1995 verision or Verilog HDL-2001 version?
HDL Coder generates HDL code compliant with Verilog-2001. https://www.mathworks.com/help/hdlcoder/gs/language-and-tool-version-...

5 Monate ago | 1

Answered
How to get fractional delay filter in vhdl using matlab 2021a.
You can look at this example that shows how to quantize the filter before generating HDL.

6 Monate ago | 0

Answered
Why is my FFT HDL Optimized block running slower in FIL than Simulink?
This slowdown is due to the time it takes to send the data over from Simulink to the FPGA and back. You can use an Ethernet cab...

6 Monate ago | 0

| accepted

Answered
using bandpass filter on waveform
You can use the fdesign.bandpass function to design the filter. The resulting FIR or Biquad Filter can be used to generate HDL c...

6 Monate ago | 1

Answered
i m trying using converting signal processing block into hdl code , but some of the blocks are not compatible into hdl conversion .does anyone knows how to do it
Please check the Code Generation examples in Phased Array System Toolbox. The HDL code generation examples show how to implement...

7 Monate ago | 0

| accepted

Answered
Changing HDL FIR filter numerator while simulation is running
You can set the property Coefficients Source to input port and feed the coefficients via the input port. This will allow you to ...

7 Monate ago | 0

Answered
IIR Filter Coefficant Value
Click on File -> Export. There is an option to export the coefficients to the workspace (SOS, G will be exported as variables ac...

7 Monate ago | 0

Answered
Is matlab R2020a compatible with the latest xilinx system generator 2019.1?
I believe the answer is no. The question has been answered in this post.

8 Monate ago | 0

Answered
Hi, I am using R2014b but cant find the HDL code in Code menu, only C/C++ code. what should i do to genarate a HDLcode for my simulink model.
You likely do not have HDL Coder installed. Type ver at the MATLAB command prompt to see if you have HDL Coder installed.

8 Monate ago | 1

| accepted

Answered
Do Enabled Subsystems use multiplexers in generated HDL code?
In order to get different rates, either through clock enables or through multiple clocks, you need to model the signals at diffe...

8 Monate ago | 0

Load more