Beantwortet
Test bench can't work for some 'entity' are not compiled in library 'xil_defaultlib'.
System Generator is a third-party blockset provided by Xilinx. For any further questions, please contact Xilinx technical suppor...

etwa ein Jahr vor | 0

Beantwortet
Dose HDL coder generate Verilog HDL-1995 verision or Verilog HDL-2001 version´╝č
HDL Coder generates HDL code compliant with Verilog-2001. https://www.mathworks.com/help/hdlcoder/gs/language-and-tool-version-...

etwa ein Jahr vor | 1

Beantwortet
How to get fractional delay filter in vhdl using matlab 2021a.
You can look at this example that shows how to quantize the filter before generating HDL.

etwa ein Jahr vor | 0

Beantwortet
Why is my FFT HDL Optimized block running slower in FIL than Simulink?
This slowdown is due to the time it takes to send the data over from Simulink to the FPGA and back. You can use an Ethernet cab...

etwa ein Jahr vor | 0

| akzeptiert

Beantwortet
using bandpass filter on waveform
You can use the fdesign.bandpass function to design the filter. The resulting FIR or Biquad Filter can be used to generate HDL c...

etwa ein Jahr vor | 1

Beantwortet
i m trying using converting signal processing block into hdl code , but some of the blocks are not compatible into hdl conversion .does anyone knows how to do it
Please check the Code Generation examples in Phased Array System Toolbox. The HDL code generation examples show how to implement...

etwa ein Jahr vor | 0

| akzeptiert

Beantwortet
Changing HDL FIR filter numerator while simulation is running
You can set the property Coefficients Source to input port and feed the coefficients via the input port. This will allow you to ...

etwa ein Jahr vor | 0

Beantwortet
IIR Filter Coefficant Value
Click on File -> Export. There is an option to export the coefficients to the workspace (SOS, G will be exported as variables ac...

etwa ein Jahr vor | 0

Beantwortet
Is matlab R2020a compatible with the latest xilinx system generator 2019.1?
I believe the answer is no. The question has been answered in this post.

mehr als ein Jahr vor | 0

Beantwortet
Hi, I am using R2014b but cant find the HDL code in Code menu, only C/C++ code. what should i do to genarate a HDLcode for my simulink model.
You likely do not have HDL Coder installed. Type ver at the MATLAB command prompt to see if you have HDL Coder installed.

mehr als ein Jahr vor | 1

| akzeptiert

Beantwortet
Do Enabled Subsystems use multiplexers in generated HDL code?
In order to get different rates, either through clock enables or through multiple clocks, you need to model the signals at diffe...

mehr als ein Jahr vor | 0

Beantwortet
'/Serializer1D/HDL1DSe' error occurred when invoking 'getOutputSizeImpl' method of 'hdl.serializer1D'
I was able to avoid the error by setting the dimension of inputA to 1. Model attached.

mehr als ein Jahr vor | 0

| akzeptiert

Beantwortet
How can I get the input names of the first level only in my simulink model?
You can use the SearchDepth parameter to specify the depth of the search. sysIns = find_system(bdroot,'SearchDepth',1, 'BlockT...

mehr als ein Jahr vor | 0

| akzeptiert

Beantwortet
Warning: the font "Times" is not available, so "Lucida Bright" has been substituted, but may have unexpected appearance or behavor. Re-enable the "Times" font to remove this
What operation are you trying to eprform? Are you trying to generate HDL Code? If yes, do you have HDL Coder installed and lice...

mehr als ein Jahr vor | 0

Beantwortet
I am trying to run the Xilinx Demo in simulating but I get "Error in 'sysgenSSRIFFT/I.IM': Initialization commands cannot be evaluated."
"System Generator for DSP" is a third-party blockset provided by Xilinx. For questions related to System Generator, please conta...

mehr als ein Jahr vor | 0

Beantwortet
HDL coder sharing factor and axi-stream valid signal
I will likely need a little more information on exactly which FIR block you are using, but you can put in a sharing factor on th...

mehr als ein Jahr vor | 0

Beantwortet
Is the DSP Builder for Intel FPGAs compatible with the Computer Vision Toolbox?
Did you mean to ask about Vision HDL Toolbox and not Computer Vision Toolbox? In that case, the HDL code you generate from Visio...

mehr als ein Jahr vor | 1

Beantwortet
How to change frequency of sine wave on FPGA IO334?
One way to do this is by using the NCO HDL Optimized block and change the phase increment. Here is an example of how to use the ...

mehr als ein Jahr vor | 0

Beantwortet
Matlab Implementation on Hardware Devices
Here is an example of how to go from MATLAB code to generating HDL code using Vision HDL Toolbox. You can then use the Vision H...

mehr als ein Jahr vor | 0

Beantwortet
How to switch to visualize the output of FFT HDL Optimized in the frequency domain ?
If you did this in Simulink, you can send the output of the Simulink subsystem to the Spectrum Analyzer and do the analysis ther...

mehr als ein Jahr vor | 0

Beantwortet
Why FFT HDL Optimized has not output?
It looks like the input valid is not being set to the right pulse width to feed in all the input data for a given frame. Please ...

mehr als ein Jahr vor | 0

Beantwortet
Why is the output of the FFT HDL Optimized block zeros in Vivado's Simulation ?
I'd first suggest that you run the generated HDL and Testbench to make sure that the HDL design is working correctly. The next ...

mehr als ein Jahr vor | 0

| akzeptiert

Beantwortet
How to implement a real-time fft for FPGA with matlab or simulink ?
The HDL code from the FFT HDL Optimized does do processing in real-time with streaming samples. It also allows you to process mu...

mehr als ein Jahr vor | 0

| akzeptiert

Beantwortet
MATLAB function block doesn't generate synthesizable HDL.
It appears that you have floating point values in your MATLAB code. If you want to retain floating point numerics for your HDL,...

mehr als ein Jahr vor | 0

Beantwortet
Synthesizable VHDL code for filter design (using FDATOOL) not obtained for MATLAB R2015a
This is becasuse the filter is not quantized. Use the Quantization panel in fdatool to create a fixed-point biquad filter. If y...

mehr als ein Jahr vor | 0

Beantwortet
how to report time-scale of simulink model
If you set the sample times on the sources such that the HDL Subsystem sees different Simulink rates, that will convey the right...

mehr als ein Jahr vor | 0

Beantwortet
How do i design a synthesizable FFT with Simulink or Matlab for later on FPGA Implementation ?
The examples in this page should be a good start for you to design the input and generate hdl code.

mehr als ein Jahr vor | 1

Beantwortet
How can i watch the content of a HDL RAM Block during simulation
I do not believe this capability exists currently. Could you please get in touch with MATLAB support to register this request so...

mehr als ein Jahr vor | 0

Beantwortet
The function block "Integrate and Dump" (Simulink) is not supported for HDL code generation. Is there a similar one which is supported for HDL code generation? Thanks a lot!
There isn't a direct single block substiture for the Integrate and Dump block, but the attached model shows the way you can mode...

fast 2 Jahre vor | 0

| akzeptiert

Beantwortet
QPSK Modulation Verilog Code generation error?
It appears that you need to covert the design to use fixed-point as well as set appropriate sample rates for your sources. Pleas...

fast 2 Jahre vor | 0

| akzeptiert

Mehr laden