PLL Frequency Synthesis Examples
Version 1.0.0.2 (1,31 MB) von
Dick Benson
An Assortment of Simulink PLL Models
This is a collection of PLL modeling examples, both continuous and discrete time. It includes integer as well as fractional N, dual modulus, SERDES clock recovery, as well as design sequences that step through the design flow.
Zitieren als
Dick Benson (2024). PLL Frequency Synthesis Examples (https://www.mathworks.com/matlabcentral/fileexchange/52181-pll-frequency-synthesis-examples), MATLAB Central File Exchange. Abgerufen .
Kompatibilität der MATLAB-Version
Erstellt mit
R2015a
Kompatibel mit allen Versionen
Plattform-Kompatibilität
Windows macOS LinuxKategorien
Mehr zu Design and Simulate SerDes Systems finden Sie in Help Center und MATLAB Answers
Tags
Community Treasure Hunt
Find the treasures in MATLAB Central and discover how the community can help you!
Start Hunting!Live Editor erkunden
Erstellen Sie Skripte mit Code, Ausgabe und formatiertem Text in einem einzigen ausführbaren Dokument.
discrete_time_pll
pll_design_cp_v2
discrete_time_pll
discrete_time_pll/hdlsrc/discrete_pll_10
pll_design_cp_v2
Version | Veröffentlicht | Versionshinweise | |
---|---|---|---|
1.0.0.2 | Added control systems TB to requirements. |
||
1.0.0.1 | Updated license |
||
1.0.0.0 |