photo

Pablo Medina


E

Aktiv seit 2016

Followers: 0   Following: 0

Nachricht

Statistik

  • Thankful Level 1
  • First Answer

Abzeichen anzeigen

Feeds

Anzeigen nach

Frage


Has anyone used the dsp.HDLIFFT system object in a real implementation?
I am trying to use this system object for an OFDM modulator but It seems to not work propertly in the FPGA. So, if anyone has so...

mehr als 7 Jahre vor | 0 Antworten | 0

0

Antworten

Frage


How to use the dsp.HDLIFFT system object?
I am developing a symple OFDM modulator. I use QPSK symbols as input for the IFFT block (dsp.HDLIFFT). The problem is that my s...

fast 8 Jahre vor | 0 Antworten | 0

0

Antworten

Frage


Does anyone know why I am getting sometimes wrong data and some time correct data from my FPGA?
I developed a simple OFDM system. Basically, my system receive serial data from my pc. Then It calculates an OFDM simbol which ...

fast 8 Jahre vor | 0 Antworten | 0

0

Antworten

Frage


How exactly Matlab sent bits in a serial communication?
I am using serial communication in orden to send an specific binary secuence. For example: DataBits = [0 0 0 0 0 0 0 1], which r...

fast 8 Jahre vor | 1 Antwort | 0

1

Antwort

Frage


Does anyone know about state variables in HDL Code Generation?
I receive this error in the HDL Coder Genration stage: hdlcoder:pirudd:NonConstStateInInitialization: State variables must be in...

etwa 8 Jahre vor | 1 Antwort | 0

1

Antwort

Frage


How can I send complex data using serial communication to an fpga?
I developed a UART system for a Virtex 5 Xilinx FPGA. It work fine but I only sent binary data. In the other hand, my main funct...

etwa 8 Jahre vor | 1 Antwort | 0

1

Antwort

Frage


How can I represent a complex type number as a binary type number in order implement a serial communication between my PC and a FPGA?
I developed an UART for HDL Code generation. Because I want to implement a serial communication between my PC and a FPGA. %Ma...

etwa 8 Jahre vor | 0 Antworten | 0

0

Antworten

Frage


Why I can´t get ping between a FPGA and my PC in the FPGA-in-the-Loop test?
Features: FPGA = Virtex 5 XUPV5 LX110T IP Host Computer = 192.168.0.3 Board IP Address = 192.168.0.2 MAC Address ...

etwa 8 Jahre vor | 0 Antworten | 1

0

Antworten

Beantwortet
HDL Verifier and FPGA in the loop
hi, I am getting the same error. Did you solve your problem? Could you give me a hint? Thanks, for the future answer.

etwa 8 Jahre vor | 0

Frage


Does anyone know what this error means? "Failed to receive a control packet from the FPGA target."
Im executing fpga-in-the-Loop simulation from MATLAB. My target device is the Virtex 5 XUPV5 LX110T. Everything looks fine even ...

etwa 8 Jahre vor | 0 Antworten | 0

0

Antworten

Frage


Why do I get an error with system object calls in HDL Code Generation?
error: hdlcoder:pirudd:systemobjectmultipleuse: System object methods can only be called once My Code: main fucntion: ...

mehr als 8 Jahre vor | 2 Antworten | 0

2

Antworten

Frage


Does anyone could give me a hint about using the dsp.HDLIFFT in my code for HDL Code Generation?
Im trying to generate a OFDM symbol for HDL Code Generation. My code is: %Main function [Xt,validOut] = MODEL(Data_In...

mehr als 8 Jahre vor | 1 Antwort | 0

1

Antwort

Frage


Why do i get an error in the Fixed Point Conversion Step?
Error: The function 'HDLIFFT128' contains persistent variables 'ifft128' and has specialization 'HDLIFFT128_s1' associated with...

mehr als 8 Jahre vor | 2 Antworten | 0

2

Antworten

Frage


Why do I get this error Code generation does not support display for MATLAB classes. 'dsp.HDLIFFT' is a class. ?
I am trying to call a function, which create dsp.IFFT system object, inside another for HDL Code generation. My Code: %main...

mehr als 8 Jahre vor | 1 Antwort | 0

1

Antwort