Different CIC decimator Response in normal simulation and FPGA implementation
2 views (last 30 days)
Show older comments
muhammad ahmad on 9 Jun 2022
Commented: Bharath Venkataraman on 10 Jun 2022
I am trying to implement CIC decimator on ZYNQ706 FPGA. when I run the simulation in simulink it downsamples the signal and all the signal at output are at same position as were before the CIC decimator block. but when i implement the same model the signals position at the output of CIC block varies the position although the provided parameters are same as simulink simulation.. please let me know what could be the reasons for this odd output and how could i resolve the issue
Bharath Venkataraman on 9 Jun 2022
It would be helpful to see your model - are you using the CIC Decimation block? Did you build your own? Have you tired using the CIC Decimation HDL Optimized block?
Are you able to log the data going in and out of the CIC both in simulation and in hardware? That may give us a clue as to what's going on.
One other thing to do is to run the HDL with the testbench and make sure that passes. You can also do FPGA in the loop to verify that the design works as intended in the FPGA. HDL Verifier also allows a data capture option.
Bharath Venkataraman on 10 Jun 2022
I think your question about the design of the CIC decimation filter. If that is right, you can analyze the filter using filterDesigner. Use the multirate panel to design the
You can also create the equivalent filter using dsp.CICDecimator and fvtool or freqz to analyze the filter's responses.
Find more on HDL Coder in Help Center and File Exchange
Community Treasure Hunt
Find the treasures in MATLAB Central and discover how the community can help you!Start Hunting!