Code Generation for d flipflop
13 Ansichten (letzte 30 Tage)
Ältere Kommentare anzeigen
Rajini Gajula
am 22 Apr. 2022
Kommentiert: Rajini Gajula
am 4 Mai 2022
Hi team,
i have D Flipflop in my simulink model ,when i am trying to generate vhdl code from the model i am getting the error like " Input port 'D' must not have 'Latch input by delaying outside signal' selected for HDL code generation".Please suggest me how i can proceed further by resolving this error.
Best Regards,
Rajini
0 Kommentare
Akzeptierte Antwort
Bharath Venkataraman
am 25 Apr. 2022
Do you really need to model the D Flip Flop (especially the clock)? If not, I suggest using the Delay block (with enable if you need it). The generated HDL will have a clock port you can drive in the hardware.
Weitere Antworten (0)
Siehe auch
Kategorien
Mehr zu Speed Optimization finden Sie in Help Center und File Exchange
Community Treasure Hunt
Find the treasures in MATLAB Central and discover how the community can help you!
Start Hunting!