Ethernet connexion issue with FIL programmation
3 Ansichten (letzte 30 Tage)
Ältere Kommentare anzeigen
Maxence Voisin
am 5 Mai 2017
Kommentiert: Maxence Voisin
am 30 Jun. 2017
Hi!
I'm working on an Altera Stratix IV board with a EP4SGX530KH40C2 device. At the end of the FPGA validation in filWizard with an Ethernet connection, I can see the Rx led lighting up but the Tx led stay not lighting and the ping is failed. I have to notice that the quartus programmer is still opened to keep the Ethernet connection available. Is there someone who already had this issue ?
Thanks for your help.
0 Kommentare
Akzeptierte Antwort
Tao Jia
am 2 Jun. 2017
Can you manually ping the board? If that works, you can probably ignore the auto validation error. You should be able to run FPGA-in-the-Loop feature normally by just waiting for the programmer to finish before starting the simulation.
Weitere Antworten (1)
Tao Jia
am 1 Jun. 2017
I assume that you are using the SGMII mode to connect. In that case, the answer to this question might be helpful:
https://www.mathworks.com/matlabcentral/answers/337646-filwizard-error-during-validation-of-altera-stratix-iv-gx-230-fpga-development-kit
Basically, you'll need to make sure that the quartus programming is opened and running. Also, what is the PHY chip that you are using? There might be some compatibility issue.
Siehe auch
Kategorien
Mehr zu Clocks and Timers finden Sie in Help Center und File Exchange
Community Treasure Hunt
Find the treasures in MATLAB Central and discover how the community can help you!
Start Hunting!