REGARDING CUSTOM FPGA BOARD DEVELOPMENT

Hello Matlab community,

For Fpga in loop with a simulink model i tried fpga custom board manager , I tried to validate the board design but following error has occured please I could not understand what its meaning and help me in this regard

"To stop the test, press "Ctrl+C" in the MATLAB console window.
Starting FPGA-in-the-Loop test ...
Generating FPGA programming file ...Passed
Programming FPGA ...Passed
Checking Ethernet connection ...Passed
Running FIL simulation ...Failed
Error:Did not receive version information from the hardware. You must have a valid connection, a compatible development board, and compatible versions of the block and FPGA programming file.
"

I have used xilinx partner digilent board genesys 2 board with chip KINTEX 7 325TFF900 which is similar to KC705 board please help me in this as it required for my research.

Thank you in advance,

With regards,

Sai kumar

Answer 1

[Tao Jia]

Hi Sai,

The Genesys 2 board is actually quite different from KC705:

1. KC705 uses a Marvell Ethernet PHY chip, while Genesys uses Realtek RTL8211E-VL PHY. Different PHY chip might need special configuration to make it work
2. KC705 uses GMII interface between FPGA and Ethernet PHY chip, while Genesys uses RGMII. Those are two totally different interface.

Given above difference, I would recommend you to try the JTAG communication interface instead of Ethernet.

Hope this helps,

Tao

[sai kumar morla]

Hi Tao Jia, Thank you for your suggestion regarding My issue ,i have tried through Jtag and found similar error without ethernet " Error:Did not receive version information from the hardware. You must have a valid connection, a compatible development board, and compatible versions of the block and FPGA programming file."

so it does not work could you suggest any other way.

But Iam very much thankful regarding your suggestion as it helped to understand the problem well

thank you,

with regards, Sai Kumar.

[Tao Jia]

Hi Sai,

I would suspect this is related to the clocking. If you don't have a working clock or rest stuck at active, you might get error like this. If would be helpful if you can post your customization file here.

Tao

[Jiaqi Xu]

Hi Sai and Tao,

Currently, I am using the same board (Genesys2) and meeting the same issue. May I ask have you solved this issue already? I would appreciate any potential help from your side.

Thanks again,

Jiaqi