Axi stream interface in Xilinx system generator
1 Ansicht (letzte 30 Tage)
Ältere Kommentare anzeigen
Hello there, I am trying to implement the AXI stream interface to an image negative operation in system generator. I want to verify whether my design is correct to export as an IP, in terms of enabling the bus signals. (in simulation its working fine) thanks in advance.
![](https://www.mathworks.com/matlabcentral/answers/uploaded_files/160870/image.png)
0 Kommentare
Antworten (0)
Siehe auch
Kategorien
Mehr zu Code Generation finden Sie in Help Center und File Exchange
Produkte
Community Treasure Hunt
Find the treasures in MATLAB Central and discover how the community can help you!
Start Hunting!