Failed to initialize the RTIOStream library during FPGA-in-the-loop simulation
Ältere Kommentare anzeigen
Hello, I tried to use HDL coder and HDL verifier to connect the matlab with my FPGA. I did the FPGA-in-the-loop simulation as the tutorial PID Controller, but during simulation, it prompted 'Failed to initialize the RTIOStream library'. How can I solve this problem?


I use JTAG to connect my FPGA board. I pass the FPGA Turnkey test and I am able to load my Verilog/VHDL code to the board and successfully run the program. However, it does not work when trying co-simulation with Simulink and FPGA.

Is the problem because that I only use JTAG for connection? Do I need to use Ethernet for connection as well?
Hope anyone can help me. Thanks a lot!
Akzeptierte Antwort
Weitere Antworten (3)
emanuel Murillo
am 1 Apr. 2021
Bearbeitet: emanuel Murillo
am 2 Apr. 2021
1 Stimme
I just solved it! If someone still has this problem, here is the solution.
This is only for JTAG Connection:
Open filWizard and launch Board Manager, select the board that you will use and clone it.

Then edit the copy that you just made. Remove the ethernet interface from the list.


Not sure what is the real issue , but I think that is due the ethernet interface call a the RTIOStream library, I found out that is for establish tcp communication.
You can try to modify the clock frecuency and pin number as indicated by user manual, I did this and works as well.

English is not my first language, so I beg your pardon for any mistake.
Werner Bachhuber
am 31 Aug. 2017
0 Stimmen
I recently came across the same error message "Failed to initialize the RTIOStream library" with FPGA-in-the-Loop (JTAG mode) after successfully programming the bitstream via JTAG. In my case it could be solved updating the FTDI driver on the Windows computer. Please make sure that you have a recent version of the driver installed (FTDI version 2.12.24.0 from 09/28/16 or later). Hope that helps.
LIANG GUO
am 9 Mai 2019
0 Stimmen
Failed to initialize the RTIOStream library
1 Kommentar
water water
am 9 Sep. 2020
I came across the same problem.Has it been solved?
Kategorien
Mehr zu FPGA, ASIC, and SoC Development finden Sie in Hilfe-Center und File Exchange
Produkte
Community Treasure Hunt
Find the treasures in MATLAB Central and discover how the community can help you!
Start Hunting!