Simulink models to Verilog HDL coder
14 Ansichten (letzte 30 Tage)
Ältere Kommentare anzeigen
i am trying to convert EVD model to verilog code but it doesnt take matrices as input, plz guide.
1 Kommentar
Walter Roberson
am 16 Jan. 2012
Is the problem with all matrices, or is it just requiring that the size of the matrix be fixed ?
Antworten (1)
Siehe auch
Kategorien
Mehr zu HDL Verifier finden Sie in Help Center und File Exchange
Community Treasure Hunt
Find the treasures in MATLAB Central and discover how the community can help you!
Start Hunting!