Filter löschen
Filter löschen

Not able to Build FPGA BitStream for Simscape example model Half Wave Rectifier

5 Ansichten (letzte 30 Tage)
Hello Everyone ,
in which when trying to generate FPGA bitstream for 'gmStateSpaceHDL_sschdlexHalfWaveRectifierEx/Simscape_system/HDL Subsystem' , the simulink doesnot proceed from Section 4.2 , I have waited for around 3hrs and followed all steps mentioned in above link
Kindly help me resolve the issue

Antworten (3)

Kiran Kintali
Kiran Kintali am 29 Apr. 2024
What version of synthesis tools AMD/Xilinx Vivado are you using currently?
The demo should work as expected in 23a. Have you also tried using 24a? Is it the same behavior? The screenshot shows you are stuck in Vivado bitstream step; it may unlikely be an issue on the HDL Coder side.

Avani
Avani am 1 Mai 2024
As i am using 23a, vivado version applicable is 2022.1 , but if I use Vivado 2020.2, does it has any impact while generating Bitstream. Because previously I was able to generate few bitstreams using this same procedure and same versions

Kiran Kintali
Kiran Kintali am 1 Mai 2024
Can you reach out to tech support? I am not sure if this could be Vivado version related issue.

Kategorien

Mehr zu Hardware-in-the-Loop Simulation with Simulink Real-Time finden Sie in Help Center und File Exchange

Produkte


Version

R2023a

Community Treasure Hunt

Find the treasures in MATLAB Central and discover how the community can help you!

Start Hunting!

Translated by