HDL FIFO Reset Problem
9 Ansichten (letzte 30 Tage)
Ältere Kommentare anzeigen
Juan Martin de las mulas
am 1 Dez. 2023
Kommentiert: Juan Martin de las mulas
am 11 Dez. 2023
Hi,
I'm working with HDL FIFO Classic Module and I've discovered that when I do a reset (to local reset port) , FIFO Number of register entries turns to 1 and the empty signal turns to low level. Are there anything wrong with Classic HDL FIFO module or am I missing something?
NOTE: And HDL code generated does just the descrived above
fifo_sample_count_next <= to_unsigned(16#0001#, 16) WHEN rst /= '0' ELSE
fifo_sample_count + to_unsigned(16#0001#, 16) WHEN (fifo_write_enable AND ( NOT fifo_read_enable)) = '1' ELSE
fifo_sample_count + to_unsigned(16#FFFF#, 16) WHEN (( NOT fifo_write_enable) AND fifo_read_enable) = '1' ELSE
fifo_sample_count;
0 Kommentare
Antworten (1)
Kiran Kintali
am 1 Dez. 2023
Would you be able to share your sample model? You can prune it to just show HDL FIFO block.
Found a relevant report here. Need to investigate further if the issue is identical.
An update patch is planned for this bug.
6 Kommentare
Kiran Kintali
am 6 Dez. 2023
The issue is resolved in the latest releases of MATLAB and HDL Coder and is being backported to previous releases. https://www.mathworks.com/support/bugreports/2982578
Do not hesitate to reach out to tech support for the update release information.
Siehe auch
Community Treasure Hunt
Find the treasures in MATLAB Central and discover how the community can help you!
Start Hunting!