Info
Diese Frage ist geschlossen. Öffnen Sie sie erneut, um sie zu bearbeiten oder zu beantworten.
Code generation option in HDL coder for high clock frequency
1 Ansicht (letzte 30 Tage)
Ältere Kommentare anzeigen
Hi,
I am working with simulink model whose code is generated by HDL coder. My design has a number of filter stages. The code generated for some filter stages performed as desired in FPGA .But when the design moves to higher clock frequencies HDL coder generated code fails to perform satisfactorily. Please inform me if there is any option to be activated in HDL coder for optimized clock generation in higher frequencies.
Krishnakumar
1 Kommentar
Tim McBrayer
am 28 Feb. 2014
You're going to need to be rather more specific than "fails to perform satisfactorily"; you have provided no information about the issues you are having or how the results are not reaching your expectations. You need to ask a more precise question.
Antworten (1)
Kiran Kintali
am 22 Jun. 2021
Use critical path estimation feature to estimate the critical path in your model. This workflow in HDL Coder does not involve synthesis.
To get more accurate timing picture with routing delays use Back Annotation feature after synthesis step in workflow advisor.
https://www.mathworks.com/help/hdlcoder/ug/hdl-workflow-advisor-tasks.html?searchHighlight=back%20annotation&s_tid=srchtitle
0 Kommentare
Diese Frage ist geschlossen.
Siehe auch
Community Treasure Hunt
Find the treasures in MATLAB Central and discover how the community can help you!
Start Hunting!