Beantwortet
Documentation for HDL code generated
You can transfer model and code comments into the generated HDL code using HDL Coder. https://www.mathworks.com/help/hdlcoder/u...

8 Monate vor | 0

Beantwortet
Call graph generation from VHDL code files.
https://www.mathworks.com/help/hdlcoder/hdl-import.html Does this help?

8 Monate vor | 1

| akzeptiert

Beantwortet
Discrete integrator again fails to convert to Verilog due to delay balancing failure
>> hdlsaveparams('integrator/Integrator') fpconfig = hdlcoder.createFloatingPointTargetConfig('NATIVEFLOATINGPOINT'); hd...

8 Monate vor | 2

| akzeptiert

Beantwortet
Discrete integrator again fails to convert to Verilog due to delay balancing failure
can you share the SignalBuilder.mat file?

8 Monate vor | 1

Beantwortet
HDL Coder Generation Error
Can you please share your model or reach out to tech support? This is not expected behavior. What version of MATLAB are you usin...

8 Monate vor | 0

Beantwortet
What to do after generating HDL code?
I am assuming you are using an evaluation FPGA board. Use traceability report to understand the elements of the generated code ...

8 Monate vor | 1

| akzeptiert

Beantwortet
Why is the FPGA image for UHD different?
>> Does Mathworks allow the FPGA to be modified using the HDL Coder toolset? Yes, if you have an FPGA/SoC on the board you ca...

8 Monate vor | 0

Beantwortet
how to reduce Estimated Slice LUTs Utilization in FPGA code generation process.
You may find these links helpful to reduce your area consumption on the hardware. https://www.mathworks.com/help/hdlcoder/ug/re...

8 Monate vor | 1

| akzeptiert

Beantwortet
Relationship between FPGA Sample Frequency, FPGA Clock Frequency, Simulink Solver Rate and Oversampling Factor
Simscape to HDL workflow if you are referring to Simscape HDL workflow, attached is a doc that explains the relationship a bit....

8 Monate vor | 0

Beantwortet
fixing clock frequency and sample time of control system model using hdl coder
See the attached document on the concept of sample time in the model and its relation to clock in the generated code using HDL C...

8 Monate vor | 0

Beantwortet
errors with Simscape and SSC HDL Coder Workflow Advisor
It looks like this issue fixed in R2024a update4. https://www.mathworks.com/support/bugreports/3262131 Can you consider upgra...

8 Monate vor | 0

| akzeptiert

Beantwortet
Does Simscape Specialized Power Systems blocks work with HDL Coder?
SPS blocks are not currently supported for HDL Code Generation. Please reach out to tech support and share your model of interes...

8 Monate vor | 0

Beantwortet
errors with Simscape and SSC HDL Coder Workflow Advisor
Happy to diagnose this further. Would you be able share your model with us? Thanks.

8 Monate vor | 0

Beantwortet
ive been trying to generate vhdl code using hdl code genrator on matlab 2020a but its showing error regarding the use of fi in my code , can someone fix it for me ? thankyou
Please review MATLAB design patterns here. https://www.mathworks.com/matlabcentral/fileexchange/50098-hdlcoder-design-patterns-...

8 Monate vor | 0

Beantwortet
What is the reason for error in HDL Coder and Cadence Stratus HLS tutorial?
openExample('hdlcoder/GetStartedWithMATLABToSystemCWorkflowUsingHDLCoderAppExample') https://www.mathworks.com/help/hdlcoder/gs...

8 Monate vor | 0

Beantwortet
HDL Tool setup issue
Step1: First check if Vivado is on your system path in your command window. Find out the location of the vivado from within MA...

8 Monate vor | 0

Beantwortet
how can I covert my customize MATLAB to HDl code
This page provides some examples and workflows for HDL code generation from MATLAB and Simulink. https://www.mathworks.com/ma...

8 Monate vor | 0

Beantwortet
OFDM implementation over rayleigh channel with doppler , matlab(simulink) to hdl
These two examples might be helpful. https://www.mathworks.com/help/wireless-hdl/ug/hdlofdmtransmitter.html https://www.mathwo...

8 Monate vor | 0

Beantwortet
What is the reason for error in HDL Coder and Cadence Stratus HLS tutorial?
We are not aware of such issues with Stratus integration. The error seems to happen post MATLAB to SystemC translation during St...

8 Monate vor | 0

Beantwortet
Atan2 block native floating point single HDL generation needs more pipelining
Improved performance for Atan2 block in the R2024a release. HDL Coder has enhanced the design implementation of the Atan2 block...

9 Monate vor | 0

| akzeptiert

Beantwortet
How to get Simulink HDL Coder RAM with non power of 2 depth.
Does this solve your usecase? function y = ramBanksScalarInput(u, addr) % addr --> 12bits % u --> uint8 persistent ram...

9 Monate vor | 0

| akzeptiert

Beantwortet
How to get Simulink HDL Coder RAM with non power of 2 depth.
I wonder if you can use the RAM banks feature in HDL Coder. https://www.mathworks.com/help/hdlcoder/ref/hdl.ram-system-object...

9 Monate vor | 0

Beantwortet
Assertion failed error while convereting simulink model to HDL code
Can you please share your model? This error message is not expected. Thanks.

9 Monate vor | 0

| akzeptiert

Beantwortet
Adaptive pipelining design cannot insert the required number of registers in a feedback loop with integral modules
What version of MATLAB are you using? Can you please share your model? Have you tried using Oversampling factor (>1) to allocat...

9 Monate vor | 0

| akzeptiert

Beantwortet
Failed Generated HDL code, testbench.
The model on the left has root ports; no stimulus/source blocks in the Simulink. The model on the right has valid sources/...

9 Monate vor | 0

Beantwortet
Examples of Simulink models of spacecraft subsystems controlled by FPGA algorithms
HDL Coder Evaluation Reference Guide https://www.mathworks.com/matlabcentral/fileexchange/58941-hdl-coder-evaluation-referenc...

10 Monate vor | 1

| akzeptiert

Beantwortet
Not able to Build FPGA BitStream for Simscape example model Half Wave Rectifier
Can you reach out to tech support? I am not sure if this could be Vivado version related issue.

10 Monate vor | 0

Beantwortet
Delay balancing error while using HDL coder
Hi Sanil, would you be able to share your model? Do not hesitate to reach to technical support and we can help further assist y...

10 Monate vor | 0

Beantwortet
Not able to Build FPGA BitStream for Simscape example model Half Wave Rectifier
https://www.mathworks.com/help/hdlcoder/ug/simscape-hil-speedgoat-fpga-io-modules.html What version of synthesis tools AMD/Xi...

10 Monate vor | 0

Beantwortet
How to work with arrays in HDL Coder?
See the attached sample code that demonstorates (line 15, 16) on how create large arrays. I am assuming you are using...

10 Monate vor | 0