![photo](/responsive_image/150/150/0/0/0/cache/matlabcentral/profiles/4886817_1585132528800_DEF.jpg)
Fahri Gürbüz
Followers: 0 Following: 0
Statistik
RANG
250.844
of 292.760
REPUTATION
0
ANTWORTZUSTIMMUNG
42.86%
ERHALTENE STIMMEN
0
RANG
of 19.936
REPUTATION
N/A
DURCHSCHNITTLICHE BEWERTUNG
0.00
BEITRÄGE
0 Dateien
DOWNLOADS
0
ALL TIME DOWNLOADS
0
RANG
of 147.935
BEITRÄGE
0 Probleme
0 Lösungen
PUNKTESTAND
0
ANZAHL DER ABZEICHEN
0
BEITRÄGE
0 Beiträge
BEITRÄGE
0 Öffentlich Kanäle
DURCHSCHNITTLICHE BEWERTUNG
BEITRÄGE
0 Highlights
DURCHSCHNITTLICHE ANZAHL DER LIKES
Feeds
Frage
help for forcing simulink in order to run using ode4 (RG4)
Dear all, I have generate a motor model according to dq reference frame theory. The model is run without any problem, but I mus...
fast 3 Jahre vor | 0 Antworten | 0
0
AntwortenFrage
FPGA data capture setting problem
Dear all, I am trying to use FPGA data capture and following the instructions given in the page https://www.mathworks.com/help/...
mehr als 3 Jahre vor | 1 Antwort | 0
1
Antworthdl coder work flow adviser block compability error
Dear Kiran Kintali, First of all, thanks for your fast answer. I have used all data either single or fixed-point and as you kno...
fast 4 Jahre vor | 0
Frage
hdl coder work flow adviser block compability error
Dear all, I have a model so as to control a pmsm. when I run the hdl workflow adviser to generate VHDL code, an error which is ...
fast 4 Jahre vor | 4 Antworten | 0
4
AntwortenFrage
hdl coder IO buffer error
Hi, I am creating a model using model based design for motor control. I have generated vhdl code and run implementation in viva...
etwa 4 Jahre vor | 1 Antwort | 0
1
AntwortFrage
hdl coder ram usage and source optimizaion
Dear all, I am using hdl coder and modelling current and speed PI with space vector PWM and SPI blocks. When I go to vivado, I ...
etwa 4 Jahre vor | 1 Antwort | 0
1
AntwortFrage
hdl coder model checker output latetency and ulp error warning
Hi, I am trying to generate motor speed controller in FPGA. I have completed my model and now I am in code generation phase. I...
etwa 4 Jahre vor | 1 Antwort | 0
1
AntwortFrage
How can I define FPGA pin as data input in simulink model?
Hello Everyone, I am a new FPGA model-based design learner. Thus, finding what I want is still a puzzle for me. I am studying o...
etwa 4 Jahre vor | 0 Antworten | 0