Community Profile

photo

Dominik Rzepka


AGH University of Science and Technology

1 total contributions since 2014

Professional Interests: signal processing

Contact

Dominik Rzepka's Badges

  • 5-Star Galaxy Level 1
  • Personal Best Downloads Level 1
  • First Submission

View details...

Contributions in
View by

Submitted


Simplest PLL
Very simple example of phase locked loop.

mehr als 6 Jahre ago | 15 downloads |