![photo](/responsive_image/150/150/0/0/0/cache/matlabcentral/profiles/3640278_1522097342169_DEF.jpg)
Hac
Danang University
Followers: 0 Following: 0
Statistik
RANG
122.319
of 292.707
REPUTATION
0
ANTWORTZUSTIMMUNG
33.33%
ERHALTENE STIMMEN
0
RANG
of 19.934
REPUTATION
N/A
DURCHSCHNITTLICHE BEWERTUNG
0.00
BEITRÄGE
0 Dateien
DOWNLOADS
0
ALL TIME DOWNLOADS
0
RANG
of 147.864
BEITRÄGE
0 Probleme
0 Lösungen
PUNKTESTAND
0
ANZAHL DER ABZEICHEN
0
BEITRÄGE
0 Beiträge
BEITRÄGE
0 Öffentlich Kanäle
DURCHSCHNITTLICHE BEWERTUNG
BEITRÄGE
0 Highlights
DURCHSCHNITTLICHE ANZAHL DER LIKES
Feeds
Frage
Calculate output from discrete transfer function and an input scalar
Hi all, I have obtained the discrete transfer function of a plant model using System Identification Toolbox. Now, I want to cal...
mehr als 9 Jahre vor | 0 Antworten | 0
0
AntwortenFrage
Simulink positive-sequence power calculation block
Is it true that the "positive-sequence power" block always have a delay of 1 cycle when calculating P and Q? Is it appropria...
mehr als 9 Jahre vor | 0 Antworten | 0
0
AntwortenHDL Coder error when converting m-code to System Generator Black Box
I have resolved the problem and successfully converted the m-code to System Generator black box. However, the results are differ...
fast 11 Jahre vor | 0
Frage
HDL Coder error when converting m-code to System Generator Black Box
Everything went fine from fixed-point conversion until post code generation tasks where the console shows following errors: #...
fast 11 Jahre vor | 2 Antworten | 0
2
AntwortenFrage
Matlab Simulink with Altera Stratix III FPGA
Hi, everyone I'm working on a project in which a Stratix FPGA will be implemented in a hardware-in-the-loop co-simulation (th...
etwa 11 Jahre vor | 1 Antwort | 0
1
AntwortFrage
Does Matlab HDL Verifier support Simulink SimPowerSystems' blocks?
I'm planning to use FPGA in the loop (FIL) with Matlab HDL Verifier and my main concern is whether HDL verifier support SimPower...
etwa 11 Jahre vor | 1 Antwort | 0
1
AntwortFrage
Simulink Short Time FFT block
Can I separate (or eliminate) frequency components of the input signal using this block? By the way, what is its sampling rate? ...
etwa 11 Jahre vor | 0 Antworten | 0