Shalini

Last seen: 2 Monate vor | Aktiv seit 2024

Followers: 0 Following: 0

Statistik

Feeds

Frage

FPGA-in-the-Loop(FIL) validation fails when FPGA board is included in the test using board IP address
I have created a custom board for SP701 FPGA. FIL validation without including board was successful but when the board is includ...

3 Monate vor | 1 Antwort | 0

1

Antwort

Frage

FPGA Turnkey doesn't update Xilinx Vivado as synthesis tool even after setting tool path
I have created a custom board for SP701 FPGA. I'm trying to use Vivado as synthesis tool for FPGA turnkey workflow. But I'm gett...

3 Monate vor | 1 Antwort | 0

1

Antwort

Frage

Auto code generation in matlab simulink for TI2838x board choosing Cortex-M4 as processor and flashing it using CCS
I have created a simple simulink model to send data via ethernet-udp. I need to generate a CCS project file for this model. I ch...

5 Monate vor | 0 Antworten | 0

0

Antworten