photo

Steven


McMaster University

Aktiv seit 2011

Followers: 0   Following: 0

Nachricht

Statistik

  • Thankful Level 1

Abzeichen anzeigen

Feeds

Anzeigen nach

Frage


HDL Coder generates 'real' types - how to prevent that
Hello, I am generating a large system into VHDL code using the HDL Coder. A lot of the signal types are inherited or allows M...

etwa 13 Jahre vor | 2 Antworten | 0

2

Antworten

Frage


Unit Delay can't resolve discrete time
Hello, All my unit delay blocks in my current model is getting this error when I run the HDL coder: "Cannot find valid sam...

etwa 13 Jahre vor | 1 Antwort | 0

1

Antwort

Frage


Simulink to VHDL using VHDL Coder but "Data Type Conversion" blocks don't compile
Hello, I have a simulink model that compiles and runs perfectly fine in Simulink. The model has several Data Type Conversion ...

etwa 13 Jahre vor | 2 Antworten | 0

2

Antworten

Frage


Simulink 'x' bit shifter - serial to parallel
Hello, My inputs into my model all come from I/O pins serially. Therefore, I need to create a serial to parallel block to be ...

etwa 13 Jahre vor | 1 Antwort | 0

1

Antwort

Frage


Tolerances on Simulink Blocks
I want to be able to specify exact tolerances on Simulink Blocks. I want to be able to specify more than just the min/max. I nee...

etwa 13 Jahre vor | 1 Antwort | 0

1

Antwort

Frage


Simulink Fixed Point Advisor
I recently got Simulink fixed point toolbox and I opened up my project and it opened fine the first time. I did a couple changes...

etwa 13 Jahre vor | 1 Antwort | 0

1

Antwort