Gunjan Upadhyay

Last seen: etwa 3 Jahre vor | Aktiv seit 2021

Followers: 0 Following: 0

Statistik

Feeds

Frage

Is it possible to generate DPI model of PLL Testbench block and use it inside SystemVerilog/UVM testbench?
I have an UVM testbench and I am trying to measure PLL performance like mean frequency error compared to target frequency, settl...

etwa 3 Jahre vor | 1 Antwort | 0

1

Antwort