Igor Freire

Universidade Federal do Pará

Last seen: etwa ein Monat vor | Aktiv seit 2017

Followers: 0 Following: 0

Nachricht

Statistik

Abzeichen anzeigen

Feeds

Beantwortet
Fpga-in-the-loop using IP core generation workflow with reference design?
Hi, Thanks for the information. These alternatives may be helpful at some point. However, I think the use that I was envision...

mehr als 7 Jahre vor | 0

Frage

Fpga-in-the-loop using IP core generation workflow with reference design?
Hi, I would like to generate a baseband processor IP using HDL coder and implement it on an FPGA connected to Simulink (in th...

mehr als 7 Jahre vor | 2 Antworten | 0

2

Antworten