Statistik
RANG
2.387
of 301.513
REPUTATION
26
BEITRÄGE
0 Fragen
6 Antworten
ANTWORTZUSTIMMUNG
0.00%
ERHALTENE STIMMEN
5
RANG
of 21.312
REPUTATION
N/A
DURCHSCHNITTLICHE BEWERTUNG
0.00
BEITRÄGE
0 Dateien
DOWNLOADS
0
ALL TIME DOWNLOADS
0
BEITRÄGE
0 Beiträge
BEITRÄGE
0 Öffentlich Kanäle
DURCHSCHNITTLICHE BEWERTUNG
BEITRÄGE
0 Discussions
DURCHSCHNITTLICHE ANZAHL DER LIKES
Feeds
Propagation of signals in RF Data Converter block in simulation and on hardware
Hi @Sergei, In the attached model, the RFDC simulation is set to "Pass-through", in this mode the ADC output is same as the D...
10 Monate vor | 2
| akzeptiert
RF Data Converter: input/output data types
Hi @Sergei, Here are my repsonses to your questions. #1) On hardware, the output level of ADC depends on the input analog ...
11 Monate vor | 1
| akzeptiert
Help to understand RF Data Converter clocking
Hi @Sergei, The FPGA sample time must always match the stream clock frequency shown on RF Data Converter block mask. From...
11 Monate vor | 2
| akzeptiert
Usage of SoC Blockset with custom Vivado Block Design
Hi Samuel, Yes, it is possible to create a custom board without processing system. You can refer the custom board example. You ...
mehr als 3 Jahre vor | 0
| akzeptiert
Custom board ZCU104 fails to load in external mode
To register sysroot, run the following command. Make sure you provide the board support name you used during ZCU104 board suppor...
mehr als 3 Jahre vor | 0
socModelCreator failed to generate design
Vivado has a bug that it will errors out to say an IP does not support Zynq RFSoC family even though the IP says it supports it....
mehr als 3 Jahre vor | 0
