photo

Steve Kuznicki

Last seen: etwa ein Monat vor Aktiv seit 2015

Followers: 0   Following: 0

Nachricht

Statistik

All
MATLAB Answers

0 Fragen
10 Antworten

Cody

0 Probleme
1 Lösung

RANG
2.437
of 300.338

REPUTATION
26

BEITRÄGE
0 Fragen
10 Antworten

ANTWORTZUSTIMMUNG
0.00%

ERHALTENE STIMMEN
5

RANG
 of 20.922

REPUTATION
N/A

DURCHSCHNITTLICHE BEWERTUNG
0.00

BEITRÄGE
0 Dateien

DOWNLOADS
0

ALL TIME DOWNLOADS
0

RANG
118.474
of 168.149

BEITRÄGE
0 Probleme
1 Lösung

PUNKTESTAND
20

ANZAHL DER ABZEICHEN
1

BEITRÄGE
0 Beiträge

BEITRÄGE
0 Öffentlich Kanäle

DURCHSCHNITTLICHE BEWERTUNG

BEITRÄGE
0 Highlights

DURCHSCHNITTLICHE ANZAHL DER LIKES

  • Knowledgeable Level 2
  • First Review
  • Solver
  • Revival Level 1
  • First Answer

Abzeichen anzeigen

Feeds

Anzeigen nach

Beantwortet
How to initialize DDR External memory, such as InstructionData and WeightData unused dlhdl.Workflow deploy() function
The process to "program" the network is a combination of writing data to DDR and communication with the Deep Learning Processor ...

etwa 2 Jahre vor | 0

Beantwortet
Communication from processor (PS) to the FPGA (PL) via AXI4-lite
You can definitely edit the devicetree file. It's up to you if you want to edit the full file or instead use device tree overla...

mehr als 3 Jahre vor | 1

| akzeptiert

Beantwortet
Getting Started with Targeting Xilinx Zynq Platform
This is a documented bug from Xilinx for anyone trying to work with Vivado in the year 2022. We have now released an official p...

mehr als 3 Jahre vor | 0

Beantwortet
How can I synthesize the Stereo Image Rectification simulink model for Intel Arria?
If you want to target a Zynq device, I would work towards that. There are a few ways that you can create the IP Core and deploy...

fast 5 Jahre vor | 1

| akzeptiert

Beantwortet
How to build a simulink model which can generate HDL coder to resize images or videos?
For HDL code generation - it really depends on if you want resize up or down. If you are using a live video signal (with horizo...

mehr als 6 Jahre vor | 0

Beantwortet
hw/sw Co-Design Workflow and UDP communication between Zynq zedboard and host computer
You are heading in the right direction here. I think you should consolidate your UDP Send/Recv blocks so there are only one eac...

mehr als 6 Jahre vor | 1

| akzeptiert

Beantwortet
Pixhawk Video Tutorial with matlab simulink
You will need to become familiar with the PX4 open source flight stack and write your own S-Functions that communicate via the u...

mehr als 7 Jahre vor | 0

Gelöst


How to subtract?
*&plusmn &plusmn &plusmn &plusmn &plusmn &plusmn &plusmn &plusmn &plusmn &plusmn &plusmn* * Imagine you need to subtract one...

mehr als 7 Jahre vor

Beantwortet
How can I sovle about external mode problem?
JaeYeong, You will also need to make sure that you are setting the correct serial port parameters in the model. You need to se...

mehr als 9 Jahre vor | 0

Beantwortet
Pixhawk PX4 to support analog sensor I/O?
Thanks Jones99. We are always looking at ways to improve the support we have for the Pixhawk FMU. For advanced Simulink Us...

etwa 10 Jahre vor | 0

Beantwortet
Pixhawk PX4 Support - Vehicle GPS block parameters
Tony, This is the sample time of the block in the Simulink model. This is basically saying that the data will be sampled at 25...

etwa 10 Jahre vor | 2

| akzeptiert