AND gate output says 'optimized'
Ältere Kommentare anzeigen
Why the lower AND gate output says 'optimized'?Antworten (1)
Shadaab Siddiqie
am 14 Apr. 2021
1 Stimme
From my understanding you want to know why display port value of AND gate says 'optimized'. This is because Simulink cannot obtain the signal value due to optimization. In Normal mode, this message appears for blocks with Conditional input branch execution enabled. For more information, see Conditionally Executed Subsystems Overview.
Kategorien
Mehr zu Simulink Design Optimization finden Sie in Hilfe-Center und File Exchange
am 11 Apr. 2021
am 14 Apr. 2021
Community Treasure Hunt
Find the treasures in MATLAB Central and discover how the community can help you!
Start Hunting!
Translated by 
