Filter löschen
Filter löschen

HDL code generation problem

1 Ansicht (letzte 30 Tage)
Bijoy
Bijoy am 19 Jun. 2013
Can anyone give some details on the fiaccel function? i am getting this error during the HDL code generation in the step "Verify floating point". I am stuck at this point and cannot go ahead with my design. Please help and thanks in advance.

Melden Sie sich an, um diese Frage zu beantworten.

Antworten (1)

Kiran Kintali
Kiran Kintali am 29 Aug. 2013
Can you give us more details?
what error are you seeing that led you to believe you have an issue with fiaccel? Thanks.

Kategorien

Mehr zu Xilinx FPGA and SoC Devices finden Sie in Help Center und File Exchange

Tags

Community Treasure Hunt

Find the treasures in MATLAB Central and discover how the community can help you!

Start Hunting!

Translated by