Matlab AXI master import hdlverifier::*;does not work

3 Ansichten (letzte 30 Tage)
Nadatimuj
Nadatimuj am 14 Feb. 2021
Kommentiert: Xin am 30 Dez. 2021
I was trying to implement this:
But never could do it because it says that:
  1. import hdlverifier::* is a syntax error,
  2. ERROR: [VRFC 10-2063] Module <axi_vip_v1_1_6_top> not found while processing module instance <master>
Any suggestion?

Antworten (1)

Nadatimuj
Nadatimuj am 22 Feb. 2021
Still doesn't work in post-synthesis and post implementation simulation.

Kategorien

Mehr zu FPGA, ASIC, and SoC Development finden Sie in Help Center und File Exchange

Community Treasure Hunt

Find the treasures in MATLAB Central and discover how the community can help you!

Start Hunting!

Translated by