Matlab AXI master import hdlverifier::*;does not work
3 Ansichten (letzte 30 Tage)
Ältere Kommentare anzeigen
I was trying to implement this:
But never could do it because it says that:
- import hdlverifier::* is a syntax error,
- ERROR: [VRFC 10-2063] Module <axi_vip_v1_1_6_top> not found while processing module instance <master>
Any suggestion?
0 Kommentare
Antworten (1)
Siehe auch
Kategorien
Mehr zu FPGA, ASIC, and SoC Development finden Sie in Help Center und File Exchange
Community Treasure Hunt
Find the treasures in MATLAB Central and discover how the community can help you!
Start Hunting!