When using Simulink Desktop real-time external mode, there is a serious delay and mismatch between the data sent by UDP to the FPGA hardware and the data received by UDP.
1 Ansicht (letzte 30 Tage)
Ältere Kommentare anzeigen
I sent a sine signal to the FPGA hardware through the packet output module, and at the same time the FPGA hardware sent the signal back and received it with the packet input module. There was a large delay and mismatch between the two.How can I fix it?
![](https://www.mathworks.com/matlabcentral/answers/uploaded_files/334275/image.png)
0 Kommentare
Antworten (0)
Siehe auch
Kategorien
Mehr zu Model Preparation for Real-Time Simulation finden Sie in Help Center und File Exchange
Community Treasure Hunt
Find the treasures in MATLAB Central and discover how the community can help you!
Start Hunting!