Filwizard simulink model error

10 Ansichten (letzte 30 Tage)
Abhishek Kumar
Abhishek Kumar am 23 Mai 2019
In a model for a synchronous system created by filwizard, why there are no ports of clk and rst visible?

Melden Sie sich an, um diese Frage zu beantworten.

Antworten (0)

Kategorien

Mehr zu HDL Verifier finden Sie in Help Center und File Exchange

Tags

Produkte

Community Treasure Hunt

Find the treasures in MATLAB Central and discover how the community can help you!

Start Hunting!

Translated by