"Abnormal exit: Downstream Integration: Unable to locate twr file"

2 Ansichten (letzte 30 Tage)
shankar
shankar am 14 Mai 2012
when i am trying to generate verilog hdl code for a model containg state flow chart showing error at the stage of "Annotate Model with Synthesis Results" in hdl work flow advisor.pls help me how to resolve this error
  1 Kommentar
Walter Roberson
Walter Roberson am 14 Mai 2012
http://www.mathworks.com/matlabcentral/answers/29922-why-your-question-is-not-urgent-or-an-emergency

Melden Sie sich an, um zu kommentieren.

Melden Sie sich an, um diese Frage zu beantworten.

Akzeptierte Antwort

Tim McBrayer
Tim McBrayer am 14 Mai 2012
The twr file is a timing file that is generated by the Xilinx tools. Can you find the tool in the Xilinx project directory underneath the HDL Coder project directory?

Weitere Antworten (0)

Kategorien

Mehr zu AMD FPGA and SoC Devices finden Sie in Help Center und File Exchange

Tags

Produkte

Community Treasure Hunt

Find the treasures in MATLAB Central and discover how the community can help you!

Start Hunting!

Translated by