Generate System Verilog (SV) model from matlab/simulink

3 Ansichten (letzte 30 Tage)
gp313
gp313 am 7 Okt. 2017
Hi,
Does Matlab/Simulink generate the system Verilog (SV) code? If yes, how is it possible? which product generates the SV model? I only want to real number support language in my Mixed signal environment.

Melden Sie sich an, um diese Frage zu beantworten.

Antworten (0)

Kategorien

Mehr zu Signal Processing Toolbox finden Sie in Help Center und File Exchange

Tags

Community Treasure Hunt

Find the treasures in MATLAB Central and discover how the community can help you!

Start Hunting!

Translated by