Info

This question is closed. Reopen it to edit or answer.

FPGA in loop : verification

1 view (last 30 days)
Loan Hoang
Loan Hoang on 31 Jul 2017
Closed: MATLAB Answer Bot on 20 Aug 2021
Hello,
I have some part of my project in VHDL files (quartus) and some part in Matlab hdl coder tool. At this instance I generate code from Matlab and integrate into Quartus project. I would like to know in this situation can I use FPGA in loop verification and how ?
The module in quartus project generates a output which goes into the Matlab generate code and then the output of matalb generated coded again pass the values to the another module in the quartus project as shown in below figure.
I look forward to a reply. Thank you

Answers (1)

Akhilesh Thakur
Akhilesh Thakur on 31 Jul 2017
You can use FPGA in loop. You just need to set a flag for synchronous communication between you MATLAB module and quartus project.

Tags

Products

Community Treasure Hunt

Find the treasures in MATLAB Central and discover how the community can help you!

Start Hunting!

Translated by