Info
Diese Frage ist geschlossen. Öffnen Sie sie erneut, um sie zu bearbeiten oder zu beantworten.
FPGA in loop : verification
1 Ansicht (letzte 30 Tage)
Ältere Kommentare anzeigen
Hello,
I have some part of my project in VHDL files (quartus) and some part in Matlab hdl coder tool. At this instance I generate code from Matlab and integrate into Quartus project. I would like to know in this situation can I use FPGA in loop verification and how ?
The module in quartus project generates a output which goes into the Matlab generate code and then the output of matalb generated coded again pass the values to the another module in the quartus project as shown in below figure.
I look forward to a reply. Thank you
0 Kommentare
Antworten (1)
Akhilesh Thakur
am 31 Jul. 2017
You can use FPGA in loop. You just need to set a flag for synchronous communication between you MATLAB module and quartus project.
0 Kommentare
Siehe auch
Produkte
Community Treasure Hunt
Find the treasures in MATLAB Central and discover how the community can help you!
Start Hunting!