Can I perform FPGA in the Loop with SysGen for DSP without HDL Coder and Verifier ?
1 Ansicht (letzte 30 Tage)
Ältere Kommentare anzeigen
Yoni Levy
am 9 Jun. 2017
Kommentiert: Yoni Levy
am 14 Jun. 2017
Hi,
For my internship I have to implement FPGA in the Loop in Matlab. I have a licence for System Generator for DSP but it's not possible to have a license for HDL Coder or HDL Verifier. If I have already my VHDL code, it's possible to perform FIL with only SysGen for DSP ?
Thank you in advance
0 Kommentare
Akzeptierte Antwort
Weitere Antworten (0)
Siehe auch
Community Treasure Hunt
Find the treasures in MATLAB Central and discover how the community can help you!
Start Hunting!