Simulink Design Verifier Dead Logic
1 Ansicht (letzte 30 Tage)
Ältere Kommentare anzeigen
I have recently used simulink design verifier to check my state machine model. And some dead logics are detected. But in fact this dead logic is resulted from the execution order. Here is an example: State A is active when transition 1 [a>20] is true, State B is active when transition 2 [a<=20] is active. And the execution order is that first the transition 1 will be checked and then transition 2. My Simulink Design Verifier told me that transition 2 can not be false. The reason behind is that every time when a>20 the transition 1 will be firstly checked and fulfilled. The system goes directly in state A. So the transition 2 will not be checked.
Now the model should be optimized to avoid this error detection with Design Verifier. Has anybody ideas?
2 Kommentare
galaxy
am 14 Nov. 2019
Yes, I have same problem.
![8.PNG](https://www.mathworks.com/matlabcentral/answers/uploaded_files/248142/image.png)
Red line is dead logic, data type of input1 and input2 are int16.
Could you please explain to me??
Antworten (1)
Siehe auch
Kategorien
Mehr zu Verification, Validation, and Test finden Sie in Help Center und File Exchange
Community Treasure Hunt
Find the treasures in MATLAB Central and discover how the community can help you!
Start Hunting!