Filter löschen
Filter löschen

Does anyone know what this error means? "Failed to receive a control packet from the FPGA target."

2 Ansichten (letzte 30 Tage)
Pablo Medina
Pablo Medina am 12 Sep. 2016
Im executing fpga-in-the-Loop simulation from MATLAB. My target device is the Virtex 5 XUPV5 LX110T. Everything looks fine even the loading bitstream is complete successfull, but i get this error "Failed to recieve a control packet from the FPGA target."

Melden Sie sich an, um diese Frage zu beantworten.

Antworten (0)

Kategorien

Mehr zu Xilinx FPGA and SoC Devices finden Sie in Help Center und File Exchange

Tags

Produkte

Community Treasure Hunt

Find the treasures in MATLAB Central and discover how the community can help you!

Start Hunting!

Translated by