How to use design verifier with incompatible simulink models?

4 Ansichten (letzte 30 Tage)
Tushar Agarwal
Tushar Agarwal am 10 Jul. 2016
Beantwortet: Akshat Dalal am 2 Mär. 2025
I have a Simulink model with an integrator block that cannot be stubbed while running the design verifier, rendering the model incompatible with the design verifier. Is there a way to increase the coverage of such a model other than manually building test cases?

Antworten (1)

Akshat Dalal
Akshat Dalal am 2 Mär. 2025
Hi Tushar,
You will have to write your own block replacement rules to handle the unsupported blocks for SLDV. Please refer the following documentations for more information:
Thanks

Kategorien

Mehr zu Verification, Validation, and Test finden Sie in Help Center und File Exchange

Community Treasure Hunt

Find the treasures in MATLAB Central and discover how the community can help you!

Start Hunting!

Translated by