Filter löschen
Filter löschen

How to use design verifier with incompatible simulink models?

3 Ansichten (letzte 30 Tage)
Tushar Agarwal
Tushar Agarwal am 10 Jul. 2016
I have a Simulink model with an integrator block that cannot be stubbed while running the design verifier, rendering the model incompatible with the design verifier. Is there a way to increase the coverage of such a model other than manually building test cases?

Melden Sie sich an, um diese Frage zu beantworten.

Antworten (0)

Kategorien

Mehr zu Verification, Validation, and Test finden Sie in Help Center und File Exchange

Tags

Community Treasure Hunt

Find the treasures in MATLAB Central and discover how the community can help you!

Start Hunting!

Translated by