HDL Workflow Advisor and Xilinx System Generator
Ältere Kommentare anzeigen
Hi everyone,
I am working on generating an IP Core Generation using HDL coder for some blocks designed in System Generator, but I have an error when I use HDL Workflow Advisor.
The message shows in stage 2.3 Check Block Compatibility:

Thanks in advance for your help.
BR,
Romel
Antworten (1)
Tim McBrayer
am 14 Jun. 2016
0 Stimmen
This sounds like an issue to take up with customer support.
Kategorien
Mehr zu AMD FPGA and SoC Devices finden Sie in Hilfe-Center und File Exchange
Produkte
Community Treasure Hunt
Find the treasures in MATLAB Central and discover how the community can help you!
Start Hunting!