filter design and sampling rate

1 Ansicht (letzte 30 Tage)
Daniel
Daniel am 26 Mai 2016
Hi, i am using the fdtool to design an HPF.
i have an ADC that goes to a FPGA. the FPGA clock i will be using is 20MHz i want to filter 10kHZ signal and want to pass from 300Khz I have 256 multipliers.
using the FDATOOL i get a very large FILTER order should i lower the FPGA clock , use the FILTER and then speed up the clock again?

Melden Sie sich an, um diese Frage zu beantworten.

Antworten (0)

Kategorien

Mehr zu FPGA, ASIC, and SoC Development finden Sie in Help Center und File Exchange

Tags

Community Treasure Hunt

Find the treasures in MATLAB Central and discover how the community can help you!

Start Hunting!

Translated by