16 bit input output parameter generation using HDLCoder
1 Ansicht (letzte 30 Tage)
Ältere Kommentare anzeigen
Shruthi Sampathkumar
am 4 Apr. 2016
Beantwortet: Tim McBrayer
am 5 Apr. 2016
Hello all,
I'm using HDL Coder tool to generate Verilog modules for FPGA implementation. My design is a Adaptive Predictor for Speech Signal. I see that HDL Coder always generates a 14-bit input & output parameters. Is there a way by which I can generate 16-bit signals?
Thank you,
Shruthi Sampathkumar.
0 Kommentare
Akzeptierte Antwort
Tim McBrayer
am 5 Apr. 2016
HDL Coder allows you to choose the default word length to suggest during fixed-point conversion. This is settable on the "Fixed-Point Conversion" tab in the Workflow Advisor, when you have selected "Propose fraction lengths". You can also choose a fixed fraction and let the tool choose the word length.
0 Kommentare
Weitere Antworten (0)
Siehe auch
Kategorien
Mehr zu HDL Coder finden Sie in Help Center und File Exchange
Produkte
Community Treasure Hunt
Find the treasures in MATLAB Central and discover how the community can help you!
Start Hunting!