Simulink automatically generates Verilog. How should it run on FPGA

1 Ansicht (letzte 30 Tage)

wang am 21 Mär. 2023

Bearbeitet: wang am 21 Mär. 2023

I have generated Verolig from part of the module, how do I run this part of Verilog on the FPGA?

“bufen”This subsystem has generated Verilog.And need to measure the time used to run on FPGA.

I plan to run the original algorithm on MATLAB and only this small part on FPGA.

Mehr zu System on Chip (SoC) finden Sie in Help Center und File Exchange

R2022a

Find the treasures in MATLAB Central and discover how the community can help you!

Translated by