photo

Arun


Tenesix Inc.

Last seen: fast 3 Jahre vor |  Aktiv seit 2014

Followers: 0   Following: 0

Nachricht

Statistik

  • Thankful Level 1

Abzeichen anzeigen

Feeds

Anzeigen nach

Frage


HDL Coder RAM generation for an array
will hdl coder generate ram for 2 dimension array if isempty(my_ary) my_ary = zeros (10,1000) end new_value = [1:10...

mehr als 9 Jahre vor | 1 Antwort | 0

1

Antwort

Frage


Matlab to RTL - Block RAM Enable
An array will get recognized as block RAM. So foo_ary(index) = write_value_at_index will write to the block RAM Question - how...

mehr als 9 Jahre vor | 2 Antworten | 0

2

Antworten

Frage


No of Pipeline Stages in Verilog coming from an m file (or latency)
How does one find how many pipeline stages exist in the verilog file. Example, run the mdhlc_sobel filter example from the web s...

fast 10 Jahre vor | 2 Antworten | 0

2

Antworten

Frage


HDL Resource Untilization does not match Synthsis Ouput
When running hdl coder for example on mlhdlc_sobelfilter.m the utilization report says the hdl needs multipliers (90) adders/Sub...

fast 10 Jahre vor | 1 Antwort | 0

1

Antwort