Statistik
4 Fragen
0 Antworten
RANG
211.165
of 300.886
REPUTATION
0
BEITRÄGE
4 Fragen
0 Antworten
ANTWORTZUSTIMMUNG
50.0%
ERHALTENE STIMMEN
0
RANG
of 21.104
REPUTATION
N/A
DURCHSCHNITTLICHE BEWERTUNG
0.00
BEITRÄGE
0 Dateien
DOWNLOADS
0
ALL TIME DOWNLOADS
0
RANG
of 171.460
BEITRÄGE
0 Probleme
0 Lösungen
PUNKTESTAND
0
ANZAHL DER ABZEICHEN
0
BEITRÄGE
0 Beiträge
BEITRÄGE
0 Öffentlich Kanäle
DURCHSCHNITTLICHE BEWERTUNG
BEITRÄGE
0 Discussions
DURCHSCHNITTLICHE ANZAHL DER LIKES
Feeds
Frage
How to get all the entries of matrix serially. (How to write the matlab code sothat when I convert it to VHDL and simulate it, I get all the entries of matrix serially)?
I have written an algorithm in MATLAB. The output is a matrix. I have converted that code to VHDL using HDL coder. As output is ...
mehr als 9 Jahre vor | 1 Antwort | 0
1
AntwortFrage
Dear Sir, I have written LU Decomposition code for 8X8 matrix in MATLAB and converted into VHDL using HDL coder but when I am synthesizing it it is demanding more FPGA pins that my FPGA has, even my FPGA is having more than 600 pins.
When I did LU Decomposition in MATLAB, my L and U matrices have -ve as well as floating point numbers. I have converted the MATL...
mehr als 10 Jahre vor | 1 Antwort | 0
1
AntwortFrage
I want to covert MATLAB code to VHDL code using HDL coder. But I am getting following error. I have changed values many times but even also I am getting the same error .
### Begin TestBench generation. Error using divide (line 169) Division by zero detected. Early termination due to div...
mehr als 10 Jahre vor | 1 Antwort | 0
1
AntwortFrage
Dear Sir, I am trying to convert .m file to VHDL from HDL coder. But I m getting following errors. Please solve my problem.
Initially I have taken simple code which I m trying to convert into VHDL. But following errors are coming: In target build lo...
mehr als 10 Jahre vor | 1 Antwort | 0
